Echelon Series 6000 Chip databook Bedienungsanleitung Seite 51
- Seite / 181
- Inhaltsverzeichnis
- LESEZEICHEN
Bewertet. / 5. Basierend auf Kundenbewertungen
Name
Pin
Number Type Description
CP3
38
Comm
Do Not Connect
CP4 39 Comm Single-Ended Mode: Collision detect
Special-Purpose Mode: Frame clock
CS0~ 40 Digital I/O for
Memory
SPI slave select 0 (active low)
VDD3V3 41 Power 3.3 V Power
VDD3V3
42
Power
3.3 V Power
SDA_CS1~ 43 Digital I/O for
Memory
I
2
C: serial data
SPI: slave select 1 (active low)
VDD1V8 44 Power 1.8 V Power Input
(from internal voltage regulator)
SCL 45 Digital I/O for
Memory
I
2
C serial clock
MISO 46 Digital I/O for
Memory
SPI master input, slave output (MISO)
SCK 47 Digital I/O for
Memory
SPI serial clock
MOSI 48 Digital I/O for
Memory
SPI master output, slave input (MOSI)
PAD 49 Ground Pad Ground
Pin Connections
This section describes the electrical connections for the various pins on a Series 6000 chip.
Unless specified otherwise, the connections apply to both the FT 6000 Smart Transceiver and
the Neuron 6000 Processor.
See Appendix E, Example Schematic, for a more complete example schematic for an FT 6000
Smart Transceiver.
Connect the VDD3V3 pins (8, 18, 29, 30, 41, and 42) to V
DD33
. Also connect the AVDD3V3
pin (31) to an analog V
DD33
source, if different from the digital V
DD33
source. In general, the
VDD3V3 pins and the AVDD3V3 pin connect to the same V
DD33
source. In addition, connect
decoupling capacitors to the VDD3V3 pins, as shown in Figure 10.
Series 6000 Chip Data Book 39
- Series 6000 1
- Chip Data 1
- Welcome 3
- Audience 3
- Neuron Chips 3
- Related Documentation 4
- ONWORKS devices and 5
- Table of Contents 8
- Introduction 13
- Product Family Overview 14
- FT 6000 Smart Transceiver 14
- Neuron 6000 Processor 14
- ONWORKS Networks 15
- Transceivers 20
- Specification Summaries 21
- Hardware Resources 25
- Series 6000 Architecture 26
- Multiple Processors 29
- Interrupts 31
- Assembly Instruction Set 31
- Memory Architecture 35
- On-Chip Memory 36
- Memory Map 36
- Device Support 40
- Device Programming 41
- Recovering a Device 41
- Transience 42
- Data Logging 42
- Boot Loader 42
- JTAG Interface 43
- Operating Conditions 44
- ))1012(( 45
- Pin Assignments 46
- Neuron 6000 49
- Processor 49
- Pin Connections 51
- Smart Transceiver 52
- 6000 Processor 56
- Single-Ended Mode 58
- Special-Purpose Mode 62
- TPT/XF-1250 Transceivers 69
- EIA-485 Transceivers 70
- GROUND GUARD 72
- Reset Function 75
- RST~ Pin 75
- Reset Sources 76
- Power-Up and LVI 77
- Watchdog Timer 77
- Software-Controlled Reset 78
- Reset Processes and Timing 78
- SVC~ Pin 81
- Integrity Mechanisms 82
- Processor Integrity 82
- System Firmware Image 82
- PC Board Layout Guidelines 86
- Host Microprocessor 88
- (optional) 88
- Power Supply 88
- Circuitry 88
- I/O Circuitry 88
- Design and Test for 89
- Achieving High Immunity 91
- Electrostatic Discharge 91
- Transceiver 93
- +3.3 V Output 94
- Dressler 96
- Alpha 250 / 75W 96
- ATT 6 / 75 96
- Surge and Burst 97
- Lightning Protection 98
- Network Line Protection 98
- Shield Protection 98
- Summary and Testing Results 101
- Network Connection 104
- Network Topology Overview 104
- System Specifications 107
- Overview 112
- Two 16-Bit Timer/Counters 112
- Hardware Considerations 121
- Programming Considerations 125
- Development Hardware Setup 126
- Release Hardware Setup 127
- SNMP Support 128
- Supported Commands 128
- Supported Objects 128
- Connections 134
- Checklist 4: Power Supply 136
- Qualified TP/FT-10 Cable 141
- Specifications 141
- Qualified Cables 142
- FT-X3 Communications 147
- Transformer 147
- Top View 148
- Schematic View 148
- ONWORKS 149
- Transformer pad 151
- Handling and Manufacturing 153
- Guidelines 153
- Application Considerations 154
- Termination of Unused Pins 154
- Decoupling Capacitors 158
- Recommended Solder Profile 158
- Example Schematic 167
- Basic Electrical Connections 168
- Memory Interface Connections 169
- Transformer Connections 169
- I/O and Network Connections 169
- BOM for Example Schematic 170
- Vendor Contact Information 172
- Vendor Information 173
- Abracon Corporation 173
- Atmel Corporation 173
- Belden Inc 173
- BPM Microsystems 174
- Citel Inc 174
- CommScope Inc 174
- Emulation Technology Inc 175
- Fairchild Semiconductor Inc 175
- Laird Technologies PLC 176
- Littelfuse Inc 176
- Numonyx BV 176
- NXP Semiconductors BV 177
- ON Semiconductor 177
- Panasonic Corp 177
- Sankosha Corp 178
- Taiyo Yuden Company Ltd 179
- TDK Corp 179
- Total Phase Inc 179
- Vishay Intertechnology Inc 180
Verwandte Produkte und Handbücher für Hardware Echelon Series 6000 Chip databook
Hardware Echelon I/O Model Reference for Smart Transceivers and Neu Bedienungsanleitung
(209 Seiten)
(209 Seiten)
Hardware Echelon Neuron Bedienungsanleitung
(237 Seiten)
(237 Seiten)
Hardware Echelon Neuron Bedienungsanleitung
(180 Seiten)
(180 Seiten)
Hardware Echelon FTXL Bedienungsanleitung
(261 Seiten)
(261 Seiten)
© 2020, manymanuals.de. Alle Rechte vorbehalten. | 0.199 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Kommentare zu diesen Handbüchern