Echelon Series 6000 Chip databook Bedienungsanleitung Seite 8
- Seite / 181
- Inhaltsverzeichnis
- LESEZEICHEN
Bewertet. / 5. Basierend auf Kundenbewertungen
Table of Contents
Welcome ......................................................................................................... iii
Audience ........................................................................................................ iii
What’s New for Echelon’s Smart Transceivers and Neuron Chips ........... iii
Related Documentation ................................................................................ iv
Standards Documents Referenced in this Manual ..................................... vi
Introduction ....................................................................................................... 1
Product Family Overview .............................................................................. 2
FT 6000 Smart Transceiver .................................................................... 2
Neuron 6000 Processor ............................................................................ 2
Development Resources for Series 6000 Chips ............................................ 2
Introduction to LONWORKS Networks .......................................................... 3
Overview of the IzoT Platform ...................................................................... 4
Overview of Free Topology Technology ........................................................ 5
Key Features of Series 6000 Chips ............................................................... 8
Additional Key Features for FT 6000 Smart Transceivers................... 8
Specification Summaries ............................................................................... 9
Specification Summary for FT 6000 Smart Transceivers ..................... 9
Specification Summary for Neuron 6000 Processors .......................... 11
Hardware Resources ...................................................................................... 13
Series 6000 Architecture ............................................................................. 14
Neuron Processor Architecture ............................................................. 15
Multiple Processors ............................................................................... 17
Interrupts ............................................................................................... 19
Assembly Instruction Set ...................................................................... 19
Memory Architecture ................................................................................... 23
On-Chip Memory ................................................................................... 24
Memory Map .......................................................................................... 24
External Serial Memory Interface ........................................................ 26
Serial Peripheral Interface (SPI) ................................................... 26
Non-Volatile Memory Integrity ...................................................... 27
Device Support ................................................................................ 28
Device Programming....................................................................... 29
Recovering a Device ........................................................................ 29
Transience .............................................................................................. 30
Data Logging .......................................................................................... 30
Boot Loader ............................................................................................ 30
JTAG Interface ............................................................................................. 31
Operating Conditions ................................................................................... 32
Pin Assignments .......................................................................................... 34
FT 6000 Smart Transceiver .................................................................. 34
Neuron 6000 Processor .......................................................................... 36
Pin Connections ............................................................................................ 39
Characteristics of the Digital Pins .............................................................. 43
Communications Port (CP) Pins for the Neuron 6000 Processor .............. 44
Single-Ended Mode ................................................................................ 46
Collision Detection for Single-Ended Mode ................................... 48
Beta 1 and Beta 2 Timeslots in Single-Ended Mode .................... 48
Special-Purpose Mode ........................................................................... 50
Network Connection .................................................................................... 54
Connection for an FT 6000 Smart Transceiver ................................... 54
viii
- Series 6000 1
- Chip Data 1
- Welcome 3
- Audience 3
- Neuron Chips 3
- Related Documentation 4
- ONWORKS devices and 5
- Table of Contents 8
- Introduction 13
- Product Family Overview 14
- FT 6000 Smart Transceiver 14
- Neuron 6000 Processor 14
- ONWORKS Networks 15
- Transceivers 20
- Specification Summaries 21
- Hardware Resources 25
- Series 6000 Architecture 26
- Multiple Processors 29
- Interrupts 31
- Assembly Instruction Set 31
- Memory Architecture 35
- On-Chip Memory 36
- Memory Map 36
- Device Support 40
- Device Programming 41
- Recovering a Device 41
- Transience 42
- Data Logging 42
- Boot Loader 42
- JTAG Interface 43
- Operating Conditions 44
- ))1012(( 45
- Pin Assignments 46
- Neuron 6000 49
- Processor 49
- Pin Connections 51
- Smart Transceiver 52
- 6000 Processor 56
- Single-Ended Mode 58
- Special-Purpose Mode 62
- TPT/XF-1250 Transceivers 69
- EIA-485 Transceivers 70
- GROUND GUARD 72
- Reset Function 75
- RST~ Pin 75
- Reset Sources 76
- Power-Up and LVI 77
- Watchdog Timer 77
- Software-Controlled Reset 78
- Reset Processes and Timing 78
- SVC~ Pin 81
- Integrity Mechanisms 82
- Processor Integrity 82
- System Firmware Image 82
- PC Board Layout Guidelines 86
- Host Microprocessor 88
- (optional) 88
- Power Supply 88
- Circuitry 88
- I/O Circuitry 88
- Design and Test for 89
- Achieving High Immunity 91
- Electrostatic Discharge 91
- Transceiver 93
- +3.3 V Output 94
- Dressler 96
- Alpha 250 / 75W 96
- ATT 6 / 75 96
- Surge and Burst 97
- Lightning Protection 98
- Network Line Protection 98
- Shield Protection 98
- Summary and Testing Results 101
- Network Connection 104
- Network Topology Overview 104
- System Specifications 107
- Overview 112
- Two 16-Bit Timer/Counters 112
- Hardware Considerations 121
- Programming Considerations 125
- Development Hardware Setup 126
- Release Hardware Setup 127
- SNMP Support 128
- Supported Commands 128
- Supported Objects 128
- Connections 134
- Checklist 4: Power Supply 136
- Qualified TP/FT-10 Cable 141
- Specifications 141
- Qualified Cables 142
- FT-X3 Communications 147
- Transformer 147
- Top View 148
- Schematic View 148
- ONWORKS 149
- Transformer pad 151
- Handling and Manufacturing 153
- Guidelines 153
- Application Considerations 154
- Termination of Unused Pins 154
- Decoupling Capacitors 158
- Recommended Solder Profile 158
- Example Schematic 167
- Basic Electrical Connections 168
- Memory Interface Connections 169
- Transformer Connections 169
- I/O and Network Connections 169
- BOM for Example Schematic 170
- Vendor Contact Information 172
- Vendor Information 173
- Abracon Corporation 173
- Atmel Corporation 173
- Belden Inc 173
- BPM Microsystems 174
- Citel Inc 174
- CommScope Inc 174
- Emulation Technology Inc 175
- Fairchild Semiconductor Inc 175
- Laird Technologies PLC 176
- Littelfuse Inc 176
- Numonyx BV 176
- NXP Semiconductors BV 177
- ON Semiconductor 177
- Panasonic Corp 177
- Sankosha Corp 178
- Taiyo Yuden Company Ltd 179
- TDK Corp 179
- Total Phase Inc 179
- Vishay Intertechnology Inc 180
Verwandte Produkte und Handbücher für Hardware Echelon Series 6000 Chip databook
Hardware Echelon I/O Model Reference for Smart Transceivers and Neu Bedienungsanleitung
(209 Seiten)
(209 Seiten)
Hardware Echelon Neuron Bedienungsanleitung
(237 Seiten)
(237 Seiten)
Hardware Echelon Neuron Bedienungsanleitung
(180 Seiten)
(180 Seiten)
Hardware Echelon FTXL Bedienungsanleitung
(261 Seiten)
(261 Seiten)
© 2020, manymanuals.de. Alle Rechte vorbehalten. | 0.208 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Kommentare zu diesen Handbüchern